CV-Gate Offset for VCM as reference; Normalized Resistors according to E12

dev/analog/Offset_test/Project Outputs for Offset_test/Offset_test.nsx

@@ -0,0 +1,69 @@
+Offset_test
+*SPICE Netlist generated by Advanced Sim server on 08.12.2025 11:33:06
+.options MixedSimGenerated
+
+*Schematic Netlist:
+XIC1B VCM NetIC1_6 VAP 0 U_CV_off TL074
+XIC1C R.VMID VCM VAP 0 VCM TL074
+RR_S1 R.VMID VAP 220k
+RR_S2 0 R.VMID 220k
+RRb NetRb_1 NetIC1_6 1K
+RRc NetIC1_6 U_CV_off 1K
+VU_single VAP 0 +10V
+VU_var 0 NetRb_1 1V
+
+.PLOT TRAN {v(U_CV_off)} =PLOT(1) =AXIS(1) =NAME(U_CV) =UNITS(V)
+
+.OPTIONS METHOD=GEAR MAXORD=2
+*Selected Circuit Analyses:
+.TRAN 0.1u 5u 0 0.1u
+.CONTROL
+SWEEP IC1A 1n 1u 100n
+.ENDC
+
+*Models and Subcircuits:
+*TL074
+*Quad LoNoise JFETInput OpAmp pkg:DIP14
+*+ (A:3,2,4,11,1)(B:5,6,4,11,7)(C:10,9,4,11,8)(D:12,13,4,11,14)
+* Connections:
+*             Non-Inverting Input
+*             | Inverting Input
+*             | | Positive Power Supply
+*             | | | Negative Power Supply
+*             | | | | Output
+*             | | | | |
+.SUBCKT TL074 1 2 3 4 5
+C1   11 12 3.498E-12
+C2    6  7 15E-12
+DC    5 53 DX
+DE   54  5 DX
+DLP  90 91 DX
+DLN  92 90 DX
+DP    4  3 DX
+BGND 99  0 V=V(3)*.5 + V(4)*.5
+BB    7 99 I=I(VB)*4.715E6 - I(VC)*5E6 + I(VE)*5E6 +
++              I(VLP)*5E6 - I(VLN)*5E6
+GA    6  0 11 12 282.8E-6
+GCM   0  6 10 99 8.942E-9
+ISS   3 10 DC 195E-6
+HLIM 90  0 VLIM 1K
+J1   11  2 10 JX
+J2   12  1 10 JX
+R2    6  9 100E3
+RD1   4 11 3.536E3
+RD2   4 12 3.536E3
+RO1   8  5 150
+RO2   7 99 150
+RP    3  4 2.143E3
+RSS  10 99 1.026E6
+VB    9  0 DC 0
+VC    3 53 DC 2.2
+VE   54  4 DC 2.2
+VLIM  7  8 DC 0
+VLP  91  0 DC 25
+VLN   0 92 DC 25
+.MODEL DX D(IS=800E-18)
+.MODEL JX PJF(IS=15E-12 BETA=270.1E-6 VTO=-1)
+.ENDS TL074
+
+.END