mirror of
https://github.com/erik-toth/audio-synth.git
synced 2026-01-25 15:37:33 +00:00
Main schematic progress; checked VCA -> Voice Mixer compatibilty; DA Lib Update to V3.2
VCA-Voice Mixer checked if there might be a problem because of the offset, checked out to be ok after some minor fixes
This commit is contained in:
@@ -7,4 +7,4 @@ From : Project [VOICE-MIXER.PrjPcb]
|
||||
Files Generated : 1
|
||||
Documents Printed : 0
|
||||
|
||||
Finished Output Generation At 14:35:22 On 10.09.2025
|
||||
Finished Output Generation At 17:19:12 On 13.12.2025
|
||||
|
||||
@@ -1,16 +1,17 @@
|
||||
VOICE-MIXER
|
||||
*SPICE Netlist generated by Advanced Sim server on 10.09.2025 14:45:45
|
||||
*SPICE Netlist generated by Advanced Sim server on 14.12.2025 16:19:21
|
||||
.options MixedSimGenerated
|
||||
|
||||
*Schematic Netlist:
|
||||
XIC1A 0 NetIC1_2 VCC VEE U_out TL074
|
||||
RR1 U_1 NetIC1_2 10k
|
||||
RR2 U_2 NetIC1_2 10k
|
||||
RR_K NetIC1_2 U_out 10k
|
||||
VU_neg 0 VEE 12
|
||||
VU_pos VCC 0 12
|
||||
VU_sin1 U_1 0 DC 0 SIN(0 1 440 0 0 0) AC 1 0
|
||||
VU_sin2 U_2 0 DC 0 SIN(0 1 880 0 0 0) AC 1 0
|
||||
XIC1A VCM NetIC1_2 VAP 0 U_out TL074
|
||||
RR1 U_1 NetIC1_2 330k
|
||||
RR2 U_2 NetIC1_2 330k
|
||||
RR3 VAP NetIC1_2 620k
|
||||
RR_K NetIC1_2 U_out 150k
|
||||
VU_neg VCM 0 5
|
||||
VU_pos VAP VCM 5
|
||||
VU_sin1 U_1 VCM DC 0 SIN(-1.3 2 440 0 0 0) AC 1 0
|
||||
VU_sin2 U_2 VCM DC 0 SIN(-1.3 2 440 0 0 0) AC 1 0
|
||||
|
||||
.PLOT TRAN {v(U_out)} =PLOT(1) =AXIS(1) =NAME(U_out) =UNITS(V)
|
||||
.PLOT TRAN {v(U_1)} =PLOT(1) =AXIS(1) =NAME(U_1) =UNITS(V)
|
||||
|
||||
Binary file not shown.
File diff suppressed because one or more lines are too long
Binary file not shown.
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user