mirror of
https://github.com/erik-toth/audio-synth.git
synced 2026-04-26 21:54:58 +00:00
i woas nimma weiter
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -1,17 +1,18 @@
|
||||
TRI-SQR-VCO_OTA_SS
|
||||
*SPICE Netlist generated by Advanced Sim server on 03.02.2026 15:26:41
|
||||
*SPICE Netlist generated by Advanced Sim server on 07.03.2026 10:47:05
|
||||
.options MixedSimGenerated
|
||||
|
||||
*Schematic Netlist:
|
||||
CC NetC_1 VCM 4.7nF
|
||||
CC_an NetC_an_1 NetC_an_2 1nF
|
||||
XIC1A NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1A_9
|
||||
II_abc VCM NetI_abc_2 10uA
|
||||
XIC1A NetI_abc_2 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1A_9
|
||||
+ ExtraNet_XIC1A_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||
XIC1B NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1B_9
|
||||
XIC1B NetI_abc_2 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1B_9
|
||||
+ ExtraNet_XIC1B_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||
XIC1C NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1C_9
|
||||
XIC1C NetI_abc_2 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1C_9
|
||||
+ ExtraNet_XIC1C_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||
XIC1E NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1E_9
|
||||
XIC1E NetI_abc_2 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1E_9
|
||||
+ ExtraNet_XIC1E_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||
XIC2A U_SQR_OTA U_SQR VAP 0 U_SQR TL074
|
||||
XIC2B VCM NetC_an_1 VAP 0 NetIC2_7 TL074
|
||||
@@ -22,7 +23,7 @@ XIC3B U_SAW NetIC3_6 VAP 0 NetIC3_7 TL074
|
||||
XIC3C VCM NetIC3_9 VAP 0 U_C TL074
|
||||
XIC3D VCM NetIC3_13 VAP 0 U_CV TL074
|
||||
XIC4A R.VMID NetIC4_1 VAP 0 NetIC4_1 TL074
|
||||
RR2 0 U_TRI 20k
|
||||
RR2 0 U_TRI 18k
|
||||
RR3 VAP NetIC1_1 15k
|
||||
RR4a NetIC3_2 U_TRI 200k
|
||||
RR4b U_in NetIC3_2 100k
|
||||
@@ -63,7 +64,7 @@ RRoff_a NetIC3_2 0 1Meg
|
||||
RRoff_b NetIC3_2 0 1Meg
|
||||
XT1 VCM NetC_an_2 NetC_an_1 U_C NetC_an_2 NetT1_6 DMMT3906W
|
||||
JT_SAW VCM fet_gate NetIC2_12 BF256B
|
||||
VU_mess NetT1_6 NetIC1_16 0
|
||||
VU_mess NetT1_6 0 0
|
||||
VU_MESSITOGND NetIC4_1 VCM 0
|
||||
VU_messref NetR_E_2 NetIC2_7 0
|
||||
VU_single VAP 0 +10V
|
||||
@@ -87,8 +88,8 @@ SWEEP U_var LIST 0 1 2
|
||||
.ENDC
|
||||
|
||||
*Global Parameters:
|
||||
.PARAM COARSE={0.50}
|
||||
.PARAM FINE={0.3}
|
||||
.PARAM COARSE=0.50
|
||||
.PARAM FINE=0.3
|
||||
|
||||
*Models and Subcircuits:
|
||||
* A dual opamp ngspice model
|
||||
|
||||
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
Binary file not shown.
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user