mirror of
https://github.com/erik-toth/audio-synth.git
synced 2025-12-06 15:20:01 +00:00
Dev: PCB
Upload der Design Rules / LayerStackUp für JLCPCB 1,2 mm PCB 4 Layer
This commit is contained in:
23
dev/pcb/DESGIN_RULE_JLCPCB/JLC04121H-7628_1-2mm.csv
Normal file
23
dev/pcb/DESGIN_RULE_JLCPCB/JLC04121H-7628_1-2mm.csv
Normal file
@@ -0,0 +1,23 @@
|
||||
Board Layer Stack
|
||||
Number;Name;Type;Manufacturer;Material;Process;Thickness (mm);Weight (oz);Dk;Df;Orientation;Copper Orientation;Description;Constructions;Resin (%);Frequency (GHz);GlassTransTemp (°C)
|
||||
;Top Overlay;Overlay;;;;;;;;;;;;;;
|
||||
;Top Solder;Solder Mask;;Solder Resist;;0.01;;3.8;;;;;;;;
|
||||
1;Top Layer;Signal;Altium Designer;Copper;ED;0.035;1;;;Top;Above;Copper Foil;;;;
|
||||
;Prepreg 1;Prepreg;Altium Designer;7628*1;;0.2104;;4.4;0.02;;;;7628;48;1;180
|
||||
2;Layer 1;Signal;Altium Designer;Copper;ED;0.0152;0.5;;;Not allowed;Above;Copper Foil;;;;
|
||||
;Core;Core;;Core;;0.6;;4.6;;;;;;;;
|
||||
3;Layer 2;Signal;Altium Designer;Copper;ED;0.0152;0.5;;;Not allowed;Below;Copper Foil;;;;
|
||||
;Prepreg 2;Prepreg;Altium Designer;7628*1;;0.2104;;4.4;0.02;;;;7628;48;1;180
|
||||
4;Bottom Layer;Signal;Altium Designer;Copper;ED;0.035;1;;;Bottom;Below;Copper Foil;;;;
|
||||
;Bottom Solder;Solder Mask;;Solder Resist;;0.01;;3.8;;;;;;;;
|
||||
;Bottom Overlay;Overlay;;;;;;;;;;;;;;
|
||||
|
||||
|
||||
No impedances
|
||||
|
||||
Via types
|
||||
#;Name;Type;Layers;Stack
|
||||
1;Thru 1:4;Thru;Top Layer-Bottom Layer;Board Layer Stack
|
||||
|
||||
|
||||
No back drills
|
||||
|
Reference in New Issue
Block a user