Dev: PCB

Browse Source

Upload der Design Rules / LayerStackUp für JLCPCB 1,2 mm PCB 4 Layer

...

This commit is contained in:

Erik Tóth

2025-10-13 13:12:47 +02:00

parent 7c4b2c1bac

commit 9a06790ce3

4 changed files with 64 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

2

dev/pcb/DESGIN_RULE_JLCPCB/JLC04121H-7628_1-2mm.esx Normal file

File diff suppressed because one or more lines are too long