mirror of
https://github.com/erik-toth/audio-synth.git
synced 2026-04-26 17:44:58 +00:00
Cleaned up Schematics
This commit is contained in:
@@ -1,116 +1,116 @@
|
||||
Offset_test
|
||||
*SPICE Netlist generated by Advanced Sim server on 08.12.2025 23:19:26
|
||||
.options MixedSimGenerated
|
||||
|
||||
*Schematic Netlist:
|
||||
XIC1A NetIC1_3 VCM VAP 0 NetIC1_1 TL074
|
||||
XIC1B pos NetIC1_6 VAP 0 saw TL074
|
||||
XIC1C R.VMID VCM VAP 0 VCM TL074
|
||||
RR_a NetR_a_1 NetIC1_6 10k
|
||||
RR_b NetR_a_1 pos 10k
|
||||
RR_c NetIC1_6 saw 10k
|
||||
RR_pd gate 0 100k
|
||||
RR_S1 R.VMID VAP 220k
|
||||
RR_S2 0 R.VMID 220k
|
||||
RR_vor gate NetIC1_1 100R
|
||||
QT pos gate VCM QBC547B
|
||||
VU_single VAP 0 7.5V
|
||||
VVin NetIC1_3 0 DC 0 PULSE(0 5 0 1u 1u 10 20) AC 1 0
|
||||
VVin2 NetR_a_1 0 DC 0 PULSE(3.8 5 0 10 10 1u 20) AC 1 0
|
||||
|
||||
.PLOT TRAN {v(Vin2)} =PLOT(1) =AXIS(1)
|
||||
.PLOT TRAN {v(saw)} =PLOT(2) =AXIS(1)
|
||||
.PLOT TRAN {v(pos)} =PLOT(3) =AXIS(1)
|
||||
.PLOT TRAN {v(Vin)} =PLOT(1) =AXIS(1)
|
||||
|
||||
.OPTIONS METHOD=GEAR MAXORD=2
|
||||
*Selected Circuit Analyses:
|
||||
.TRAN 800.0m 100 0 800.0m
|
||||
|
||||
*Models and Subcircuits:
|
||||
*TL074
|
||||
*Quad LoNoise JFETInput OpAmp pkg:DIP14
|
||||
*+ (A:3,2,4,11,1)(B:5,6,4,11,7)(C:10,9,4,11,8)(D:12,13,4,11,14)
|
||||
* Connections:
|
||||
* Non-Inverting Input
|
||||
* | Inverting Input
|
||||
* | | Positive Power Supply
|
||||
* | | | Negative Power Supply
|
||||
* | | | | Output
|
||||
* | | | | |
|
||||
.SUBCKT TL074 1 2 3 4 5
|
||||
C1 11 12 3.498E-12
|
||||
C2 6 7 15E-12
|
||||
DC 5 53 DX
|
||||
DE 54 5 DX
|
||||
DLP 90 91 DX
|
||||
DLN 92 90 DX
|
||||
DP 4 3 DX
|
||||
BGND 99 0 V=V(3)*.5 + V(4)*.5
|
||||
BB 7 99 I=I(VB)*4.715E6 - I(VC)*5E6 + I(VE)*5E6 +
|
||||
+ I(VLP)*5E6 - I(VLN)*5E6
|
||||
GA 6 0 11 12 282.8E-6
|
||||
GCM 0 6 10 99 8.942E-9
|
||||
ISS 3 10 DC 195E-6
|
||||
HLIM 90 0 VLIM 1K
|
||||
J1 11 2 10 JX
|
||||
J2 12 1 10 JX
|
||||
R2 6 9 100E3
|
||||
RD1 4 11 3.536E3
|
||||
RD2 4 12 3.536E3
|
||||
RO1 8 5 150
|
||||
RO2 7 99 150
|
||||
RP 3 4 2.143E3
|
||||
RSS 10 99 1.026E6
|
||||
VB 9 0 DC 0
|
||||
VC 3 53 DC 2.2
|
||||
VE 54 4 DC 2.2
|
||||
VLIM 7 8 DC 0
|
||||
VLP 91 0 DC 25
|
||||
VLN 0 92 DC 25
|
||||
.MODEL DX D(IS=800E-18)
|
||||
.MODEL JX PJF(IS=15E-12 BETA=270.1E-6 VTO=-1)
|
||||
.ENDS TL074
|
||||
|
||||
*
|
||||
.MODEL QBC547B NPN(
|
||||
+ IS=2.39E-14
|
||||
+ NF=1.008
|
||||
+ ISE=3.545E-15
|
||||
+ NE=1.541
|
||||
+ BF=294.3
|
||||
+ IKF=0.1357
|
||||
+ VAF=63.2
|
||||
+ NR=1.004
|
||||
+ ISC=6.272E-14
|
||||
+ NC=1.243
|
||||
+ BR=7.946
|
||||
+ IKR=0.1144
|
||||
+ VAR=25.9
|
||||
+ RB=1
|
||||
+ IRB=1E-06
|
||||
+ RBM=1
|
||||
+ RE=0.4683
|
||||
+ RC=0.85
|
||||
+ XTB=0
|
||||
+ EG=1.11
|
||||
+ XTI=3
|
||||
+ CJE=1.358E-11
|
||||
+ VJE=0.65
|
||||
+ MJE=0.3279
|
||||
+ TF=4.391E-10
|
||||
+ XTF=120
|
||||
+ VTF=2.643
|
||||
+ ITF=0.7495
|
||||
+ PTF=0
|
||||
+ CJC=3.728E-12
|
||||
+ VJC=0.3997
|
||||
+ MJC=0.2955
|
||||
+ XCJC=0.6193
|
||||
+ TR=1E-32
|
||||
+ CJS=0
|
||||
+ VJS=0.75
|
||||
+ MJS=0.333
|
||||
+ FC=0.9579 )
|
||||
|
||||
Offset_test
|
||||
*SPICE Netlist generated by Advanced Sim server on 08.12.2025 23:19:26
|
||||
.options MixedSimGenerated
|
||||
|
||||
*Schematic Netlist:
|
||||
XIC1A NetIC1_3 VCM VAP 0 NetIC1_1 TL074
|
||||
XIC1B pos NetIC1_6 VAP 0 saw TL074
|
||||
XIC1C R.VMID VCM VAP 0 VCM TL074
|
||||
RR_a NetR_a_1 NetIC1_6 10k
|
||||
RR_b NetR_a_1 pos 10k
|
||||
RR_c NetIC1_6 saw 10k
|
||||
RR_pd gate 0 100k
|
||||
RR_S1 R.VMID VAP 220k
|
||||
RR_S2 0 R.VMID 220k
|
||||
RR_vor gate NetIC1_1 100R
|
||||
QT pos gate VCM QBC547B
|
||||
VU_single VAP 0 7.5V
|
||||
VVin NetIC1_3 0 DC 0 PULSE(0 5 0 1u 1u 10 20) AC 1 0
|
||||
VVin2 NetR_a_1 0 DC 0 PULSE(3.8 5 0 10 10 1u 20) AC 1 0
|
||||
|
||||
.PLOT TRAN {v(Vin2)} =PLOT(1) =AXIS(1)
|
||||
.PLOT TRAN {v(saw)} =PLOT(2) =AXIS(1)
|
||||
.PLOT TRAN {v(pos)} =PLOT(3) =AXIS(1)
|
||||
.PLOT TRAN {v(Vin)} =PLOT(1) =AXIS(1)
|
||||
|
||||
.OPTIONS METHOD=GEAR MAXORD=2
|
||||
*Selected Circuit Analyses:
|
||||
.TRAN 800.0m 100 0 800.0m
|
||||
|
||||
*Models and Subcircuits:
|
||||
*TL074
|
||||
*Quad LoNoise JFETInput OpAmp pkg:DIP14
|
||||
*+ (A:3,2,4,11,1)(B:5,6,4,11,7)(C:10,9,4,11,8)(D:12,13,4,11,14)
|
||||
* Connections:
|
||||
* Non-Inverting Input
|
||||
* | Inverting Input
|
||||
* | | Positive Power Supply
|
||||
* | | | Negative Power Supply
|
||||
* | | | | Output
|
||||
* | | | | |
|
||||
.SUBCKT TL074 1 2 3 4 5
|
||||
C1 11 12 3.498E-12
|
||||
C2 6 7 15E-12
|
||||
DC 5 53 DX
|
||||
DE 54 5 DX
|
||||
DLP 90 91 DX
|
||||
DLN 92 90 DX
|
||||
DP 4 3 DX
|
||||
BGND 99 0 V=V(3)*.5 + V(4)*.5
|
||||
BB 7 99 I=I(VB)*4.715E6 - I(VC)*5E6 + I(VE)*5E6 +
|
||||
+ I(VLP)*5E6 - I(VLN)*5E6
|
||||
GA 6 0 11 12 282.8E-6
|
||||
GCM 0 6 10 99 8.942E-9
|
||||
ISS 3 10 DC 195E-6
|
||||
HLIM 90 0 VLIM 1K
|
||||
J1 11 2 10 JX
|
||||
J2 12 1 10 JX
|
||||
R2 6 9 100E3
|
||||
RD1 4 11 3.536E3
|
||||
RD2 4 12 3.536E3
|
||||
RO1 8 5 150
|
||||
RO2 7 99 150
|
||||
RP 3 4 2.143E3
|
||||
RSS 10 99 1.026E6
|
||||
VB 9 0 DC 0
|
||||
VC 3 53 DC 2.2
|
||||
VE 54 4 DC 2.2
|
||||
VLIM 7 8 DC 0
|
||||
VLP 91 0 DC 25
|
||||
VLN 0 92 DC 25
|
||||
.MODEL DX D(IS=800E-18)
|
||||
.MODEL JX PJF(IS=15E-12 BETA=270.1E-6 VTO=-1)
|
||||
.ENDS TL074
|
||||
|
||||
*
|
||||
.MODEL QBC547B NPN(
|
||||
+ IS=2.39E-14
|
||||
+ NF=1.008
|
||||
+ ISE=3.545E-15
|
||||
+ NE=1.541
|
||||
+ BF=294.3
|
||||
+ IKF=0.1357
|
||||
+ VAF=63.2
|
||||
+ NR=1.004
|
||||
+ ISC=6.272E-14
|
||||
+ NC=1.243
|
||||
+ BR=7.946
|
||||
+ IKR=0.1144
|
||||
+ VAR=25.9
|
||||
+ RB=1
|
||||
+ IRB=1E-06
|
||||
+ RBM=1
|
||||
+ RE=0.4683
|
||||
+ RC=0.85
|
||||
+ XTB=0
|
||||
+ EG=1.11
|
||||
+ XTI=3
|
||||
+ CJE=1.358E-11
|
||||
+ VJE=0.65
|
||||
+ MJE=0.3279
|
||||
+ TF=4.391E-10
|
||||
+ XTF=120
|
||||
+ VTF=2.643
|
||||
+ ITF=0.7495
|
||||
+ PTF=0
|
||||
+ CJC=3.728E-12
|
||||
+ VJC=0.3997
|
||||
+ MJC=0.2955
|
||||
+ XCJC=0.6193
|
||||
+ TR=1E-32
|
||||
+ CJS=0
|
||||
+ VJS=0.75
|
||||
+ MJS=0.333
|
||||
+ FC=0.9579 )
|
||||
|
||||
.END
|
||||
Reference in New Issue
Block a user