mirror of
https://github.com/erik-toth/audio-synth.git
synced 2025-12-06 08:00:02 +00:00
Single Supply Schemtic Update
Umbenennung der Spannungspotenziale: - VAP (Voltage Analog Positive): +10V - VCM (Voltage Common Mode): +5V Aber Achtung Bauteildimensionierung wurde mit VCM als Referenzpotenzial berechnet anstatt GND!
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -7,4 +7,4 @@ From : Project [TRI-SQR-VCO_OTA_SS.PrjPcb]
|
|||||||
Files Generated : 1
|
Files Generated : 1
|
||||||
Documents Printed : 0
|
Documents Printed : 0
|
||||||
|
|
||||||
Finished Output Generation At 21:15:59 On 21.10.2025
|
Finished Output Generation At 21:27:47 On 23.10.2025
|
||||||
|
|||||||
@@ -1,64 +1,65 @@
|
|||||||
TRI-SQR-VCO_OTA_SS
|
TRI-SQR-VCO_OTA_SS
|
||||||
*SPICE Netlist generated by Advanced Sim server on 21.10.2025 21:20:22
|
*SPICE Netlist generated by Advanced Sim server on 23.10.2025 21:27:56
|
||||||
.options MixedSimGenerated
|
.options MixedSimGenerated
|
||||||
|
|
||||||
*Schematic Netlist:
|
*Schematic Netlist:
|
||||||
CC NetC_1 0 4.9645nF
|
CC NetC_1 VCM 4.9645nF
|
||||||
CC_an NetC_an_1 NetC_an_2 1nF
|
CC_an NetC_an_1 NetC_an_2 1nF
|
||||||
XIC1A NetIC1_16 NetIC1_15 U_SQR_OTA U_C NetC_1 Vee NetC_1 U_TRI ExtraNet_XIC1A_9
|
XIC1A NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1A_9
|
||||||
+ ExtraNet_XIC1A_10 Vcc U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
+ ExtraNet_XIC1A_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||||
XIC1B NetIC1_16 NetIC1_15 U_SQR_OTA U_C NetC_1 Vee NetC_1 U_TRI ExtraNet_XIC1B_9
|
XIC1B NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1B_9
|
||||||
+ ExtraNet_XIC1B_10 Vcc U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
+ ExtraNet_XIC1B_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||||
XIC1C NetIC1_16 NetIC1_15 U_SQR_OTA U_C NetC_1 Vee NetC_1 U_TRI ExtraNet_XIC1C_9
|
XIC1C NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1C_9
|
||||||
+ ExtraNet_XIC1C_10 Vcc U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
+ ExtraNet_XIC1C_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||||
XIC1E NetIC1_16 NetIC1_15 U_SQR_OTA U_C NetC_1 Vee NetC_1 U_TRI ExtraNet_XIC1E_9
|
XIC1E NetIC1_16 NetIC1_15 U_SQR_OTA VCM NetC_1 0 NetC_1 U_TRI ExtraNet_XIC1E_9
|
||||||
+ ExtraNet_XIC1E_10 Vcc U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
+ ExtraNet_XIC1E_10 VAP U_SQR_OTA U_TRI U_SQR_OTA NetIC1_2 NetIC1_1 LM13700-DUAL
|
||||||
XIC2A U_SQR_OTA U_SQR Vcc Vee U_SQR TL074
|
XIC2A U_SQR_OTA U_SQR VAP 0 U_SQR TL074
|
||||||
XIC2B 0 NetC_an_1 Vcc Vee NetIC2_7 TL074
|
XIC2B VCM NetC_an_1 VAP 0 NetIC2_7 TL074
|
||||||
XIC2C 0 NetIC2_9 Vcc Vee U_C TL074
|
XIC2C VCM NetIC2_9 VAP 0 U_C TL074
|
||||||
XIC2D NetIC2_12 NetIC2_13 Vcc Vee U_SAW TL074
|
XIC2D NetIC2_12 NetIC2_13 VAP 0 U_SAW TL074
|
||||||
XIC3A 0 NetIC3_2 Vcc Vee U_in TL074
|
XIC3A VCM NetIC3_2 VAP 0 U_in TL074
|
||||||
XIC3B U_SAW NetIC3_6 Vcc Vee NetIC3_7 TL074
|
XIC3B U_SAW NetIC3_6 VAP 0 NetIC3_7 TL074
|
||||||
XICSA R.VMID NetICS_2 Vcc Vee NetICS_2 LF411
|
XICSA R.VMID NetICS_2 VAP 0 NetICS_2 LF411
|
||||||
XICSB R.VMID NetICS_2 Vcc Vee NetICS_2 LF411
|
XICSB R.VMID NetICS_2 VAP 0 NetICS_2 LF411
|
||||||
RR2 Vee U_TRI 20k
|
RR2 0 U_TRI 20k
|
||||||
RR3 Vcc NetIC1_1 16.9k
|
RR3 VAP NetIC1_1 16.9k
|
||||||
RR4a NetIC3_2 U_TRI 100k
|
RR4a NetIC3_2 U_TRI 100k
|
||||||
RR4b U_in NetIC3_2 56k
|
RR4b U_in NetIC3_2 56k
|
||||||
RR_A 0 U_SQR_OTA 4.7k
|
RR_A VCM U_SQR_OTA 4.7k
|
||||||
RR_CV NetR_CV_1 NetIC2_9 59.941k
|
RR_CV NetR_CV_1 NetIC2_9 59.941k
|
||||||
RR_E NetC_an_2 NetR_E_2 20k
|
RR_E NetC_an_2 NetR_E_2 20k
|
||||||
RR_goofer NetR_goofer_1 NetIC3_2 1Meg
|
RR_goofer NetR_goofer_1 NetIC3_2 1Meg
|
||||||
RR_lambda_T NetIC2_9 U_C 1.1k
|
RR_lambda_T NetIC2_9 U_C 1.1k
|
||||||
RR_PWM_a Vee NetIC3_6 15k
|
RR_PWM_a 0 NetIC3_6 15k
|
||||||
RR_PWM_b NetIC3_6 Vcc 10k
|
RR_PWM_b NetIC3_6 VAP 10k
|
||||||
RR_PWM_c U_PWM NetIC3_7 1k
|
RR_PWM_c U_PWM NetIC3_7 1k
|
||||||
RR_PWM_d 0 U_PWM 2k
|
RR_PWM_d VCM U_PWM 2k
|
||||||
RR_ref NetC_an_1 Vee 524.8k
|
RR_ref NetC_an_1 0 524.8k
|
||||||
RR_S1 R.VMID Vcc 220k
|
RR_S1 R.VMID VAP 220k
|
||||||
RR_S2 Vee R.VMID 220k
|
RR_S2 0 R.VMID 220k
|
||||||
RR_SAW_a NetIC2_13 U_in 10k
|
RR_SAW_a NetIC2_13 U_in 10k
|
||||||
RR_SAW_b NetIC2_12 U_in 10k
|
RR_SAW_b NetIC2_12 U_in 10k
|
||||||
RR_SAW_c U_SAW NetIC2_13 10k
|
RR_SAW_c U_SAW NetIC2_13 10k
|
||||||
RR_SAW_d 0 U_SAW 1k
|
RR_SAW_d VCM U_SAW 1k
|
||||||
RR_SAW_e U_SQR NetR_SAW_e_2 33k
|
RR_SAW_e U_SQR NetR_SAW_e_2 33k
|
||||||
RR_trim_a NetR_goofer_1 Vee 50k
|
RR_trim_a NetR_goofer_1 0 50k
|
||||||
RR_trim_b Vcc NetR_goofer_1 50k
|
RR_trim_b VAP NetR_goofer_1 50k
|
||||||
RRoff NetIC3_2 Vee 216.67k
|
RRoff NetIC3_2 0 216.67k
|
||||||
QT1 NetC_an_1 0 NetC_an_2 2N2907
|
QT1 NetC_an_1 VCM NetC_an_2 2N2907
|
||||||
QT2 NetT2_3 U_C NetC_an_2 2N2907
|
QT2 NetT2_3 U_C NetC_an_2 2N2907
|
||||||
JT_SAW 0 NetR_SAW_e_2 NetIC2_12 BF545B
|
JT_SAW VCM NetR_SAW_e_2 NetIC2_12 BF545B
|
||||||
VU_mess NetT2_3 NetIC1_16 0
|
VU_mess NetT2_3 NetIC1_16 0
|
||||||
VU_MESSITOGND NetICS_2 0 0
|
VU_MESSITOGND NetICS_2 VCM 0
|
||||||
VU_messref NetR_E_2 NetIC2_7 0
|
VU_messref NetR_E_2 NetIC2_7 0
|
||||||
VU_single Vcc Vee +10V
|
VU_single VAP 0 +10V
|
||||||
VU_var NetR_CV_1 0 1
|
VU_var NetR_CV_1 VCM 1
|
||||||
|
|
||||||
.PLOT TRAN {v(U_SQR)} =PLOT(1) =AXIS(1) =NAME(U_SQR) =UNITS(V)
|
.PLOT TRAN {v(U_SQR)} =PLOT(1) =AXIS(1) =NAME(U_SQR) =UNITS(V)
|
||||||
.PLOT TRAN {v(U_TRI)} =PLOT(2) =AXIS(1) =NAME(U_TRI) =UNITS(V)
|
.PLOT TRAN {v(U_TRI)} =PLOT(2) =AXIS(1) =NAME(U_TRI) =UNITS(V)
|
||||||
.PLOT TRAN {v(U_SAW)} =PLOT(3) =AXIS(1) =NAME(U_SAW) =UNITS(V)
|
.PLOT TRAN {v(U_SAW)} =PLOT(3) =AXIS(1) =NAME(U_SAW) =UNITS(V)
|
||||||
.PLOT TRAN {v(U_PWM)} =PLOT(4) =AXIS(1) =NAME(U_PWM) =UNITS(V)
|
.PLOT TRAN {v(U_PWM)} =PLOT(4) =AXIS(1) =NAME(U_PWM) =UNITS(V)
|
||||||
.PLOT TRAN {i(U_MESSITOGND)} =PLOT(5) =AXIS(1) =NAME(I_GND) =UNITS(A)
|
.PLOT TRAN {i(U_MESSITOGND)} =PLOT(5) =AXIS(1) =NAME(I_GND) =UNITS(A)
|
||||||
|
.PLOT TRAN {p(U_single)} =PLOT(6) =AXIS(1) =NAME(P_Supply) =UNITS(W)
|
||||||
|
|
||||||
.OPTIONS ABSTOL=1e-10 RELTOL=1e-2 VNTOL=1e-4 METHOD=GEAR MAXORD=2
|
.OPTIONS ABSTOL=1e-10 RELTOL=1e-2 VNTOL=1e-4 METHOD=GEAR MAXORD=2
|
||||||
*Selected Circuit Analyses:
|
*Selected Circuit Analyses:
|
||||||
|
|||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because one or more lines are too long
Binary file not shown.
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
BIN
dev/da_altium_lib/DA_LIB/History/DA_LIB.~(57).PcbLib.Zip
Normal file
BIN
dev/da_altium_lib/DA_LIB/History/DA_LIB.~(57).PcbLib.Zip
Normal file
Binary file not shown.
BIN
dev/da_altium_lib/DA_LIB/History/DA_LIB.~(58).PcbLib.Zip
Normal file
BIN
dev/da_altium_lib/DA_LIB/History/DA_LIB.~(58).PcbLib.Zip
Normal file
Binary file not shown.
BIN
dev/digital/Powersupply/History/PS_Main.~(12).SchDoc.Zip
Normal file
BIN
dev/digital/Powersupply/History/PS_Main.~(12).SchDoc.Zip
Normal file
Binary file not shown.
Binary file not shown.
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user