DAC Software Test

Browse Source

- Korrekte Software: Nur noch kleiner offset max. -+5mV

...

This commit is contained in:

Erik Tóth

2025-10-13 20:43:59 +02:00

parent 9a06790ce3

commit aec4e43ba8

10 changed files with 40 additions and 15 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

0

dev/pcb/DESGIN_RULE_JLCPCB/4layer-1oz-jlc7628-1.2mm.stackup → dev/pcb/DESIGN_RULE_JLCPCB/4layer-1oz-jlc7628-1.2mm.stackup

0

dev/pcb/DESGIN_RULE_JLCPCB/4layer-1oz.RUL → dev/pcb/DESIGN_RULE_JLCPCB/4layer-1oz.RUL

0

dev/pcb/DESGIN_RULE_JLCPCB/JLC04121H-7628_1-2mm.csv → dev/pcb/DESIGN_RULE_JLCPCB/JLC04121H-7628_1-2mm.csv

0

dev/pcb/DESGIN_RULE_JLCPCB/JLC04121H-7628_1-2mm.esx → dev/pcb/DESIGN_RULE_JLCPCB/JLC04121H-7628_1-2mm.esx