PCB WIP 2

All routing done, ready for review regarding the schematics, still have to do some silk screens...
This commit is contained in:
2025-12-27 01:02:47 +01:00
parent 3ec229c965
commit c661422a10
192 changed files with 54752 additions and 54 deletions

View File

@@ -0,0 +1,3 @@
Layer Pairs Export File for PCB: C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\MAIN.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=main-roundholes.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=main-slotholes.txt|DrillLayers=gtl,g1,g2,gbl