PCB WIP 2

Browse Source

All routing done, ready for review regarding the schematics, still have to do some silk screens...

...

This commit is contained in:

Erik Tóth

2025-12-27 01:02:47 +01:00

parent 3ec229c965

commit c661422a10

192 changed files with 54752 additions and 54 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

5377

dev/general/MainSys/Project Outputs for MainSys/MAIN_Paste_Top.gbr Normal file

File diff suppressed because it is too large Load Diff