Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/OS SCH ECO 26.12.2025 16-54-15.LOG
Erik Tóth c661422a10 PCB WIP 2
All routing done, ready for review regarding the schematics, still have to do some silk screens...
2025-12-27 01:02:47 +01:00

2 lines
66 B
Plaintext

Change Component Designator: Old Designator=C? New Designator=C31