Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/MCU SCH ECO 18.12.2025 16-13-16.LOG
Erik Tóth 1df705d7e2 PCB main schematic progress
TOP done; MCU done; CV_GEN done; VCO done; PM done; VCA done; OS done; waiting for VCF; EXT waiting until VCF done
2025-12-18 16:28:24 +01:00

2 lines
135 B
Plaintext

Replace Part J? J HEADER_3x1 in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\MCU.SchDoc with J HEADER_3x1 from DA_LIB.IntLib