Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/PM SCH ECO 12.12.2025 20-48-55.LOG
Erik Tóth 8999384170 Further additions general schematics
MCU mostly done; VCO mostly done; PM mostly done; started OS; going to begin VCA; waiting for VCF
2025-12-13 11:36:54 +01:00

9 lines
522 B
Plaintext

Change Component Designator: Old Designator=C? New Designator=C1
Change Component Designator: Old Designator=C? New Designator=C2
Change Component Designator: Old Designator=C? New Designator=C3
Change Component Designator: Old Designator=C? New Designator=C4
Change Component Designator: Old Designator=C? New Designator=C5
Change Component Designator: Old Designator=IC? New Designator=IC1
Change Component Designator: Old Designator=U? New Designator=U1
Change Component Designator: Old Designator=U? New Designator=U2