Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/CV_GEN SCH ECO 12.12.2025 20-48-55.LOG
Erik Tóth 8999384170 Further additions general schematics
MCU mostly done; VCO mostly done; PM mostly done; started OS; going to begin VCA; waiting for VCF
2025-12-13 11:36:54 +01:00

6 lines
329 B
Plaintext

Change Component Designator: Old Designator=C? New Designator=C17
Change Component Designator: Old Designator=C? New Designator=C18
Change Component Designator: Old Designator=IC? New Designator=IC4
Change Component Designator: Old Designator=R? New Designator=R5
Change Component Designator: Old Designator=R? New Designator=R6