Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/MAIN PCB ECO 26.12.2025 23-19-39.LOG
Erik Tóth c661422a10 PCB WIP 2
All routing done, ready for review regarding the schematics, still have to do some silk screens...
2025-12-27 01:02:47 +01:00

4 lines
157 B
Plaintext

Added Pin To Net: NetName=CV_1 Pin=R41_1-2
Added Pin To Net: NetName=CV_2 Pin=R41_2-2
Added Member To Class: ClassName=TOP Member=Component D1 RCLAMP0521P-N