mirror of
https://github.com/erik-toth/audio-synth.git
synced 2025-12-06 20:40:01 +00:00
VCA Update mit Einbindung zu MCU
Soweit OK
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(115).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(115).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(116).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(116).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(117).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(117).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(118).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(118).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(119).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(119).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(120).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(120).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(121).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(121).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(122).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(122).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(123).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(123).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(124).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(124).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(125).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(125).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(126).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(126).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(127).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(127).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(128).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(128).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(129).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(129).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(130).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(130).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(131).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(131).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(132).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(132).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(133).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(133).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(134).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(134).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(135).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(135).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(136).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(136).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(137).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(137).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(138).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(138).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(139).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(139).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(140).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(140).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(141).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(141).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(142).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(142).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(143).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(143).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(144).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(144).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(145).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(145).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(146).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(146).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(147).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(147).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(148).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(148).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(149).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(149).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(150).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(150).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(151).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(151).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(152).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(152).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(153).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(153).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(154).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(154).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(155).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(155).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(156).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(156).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(157).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(157).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(158).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(158).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(159).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(159).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(160).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(160).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(161).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(161).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(162).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(162).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(163).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(163).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(164).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(164).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(165).SchDoc.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(165).SchDoc.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(82).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(82).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(83).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(83).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(84).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(84).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(85).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(85).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(86).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(86).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(87).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(87).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(88).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(88).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(89).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(89).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(90).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(90).PrjPcb.Zip
Normal file
Binary file not shown.
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(91).PrjPcb.Zip
Normal file
BIN
dev/analog/VCA_LM13700/History/VCA_LM13700.~(91).PrjPcb.Zip
Normal file
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -7,4 +7,4 @@ From : Project [VCA_LM13700.PrjPcb]
|
|||||||
Files Generated : 1
|
Files Generated : 1
|
||||||
Documents Printed : 0
|
Documents Printed : 0
|
||||||
|
|
||||||
Finished Output Generation At 07:30:33 On 04.12.2025
|
Finished Output Generation At 13:14:07 On 06.12.2025
|
||||||
|
|||||||
@@ -1,39 +1,51 @@
|
|||||||
VCA_LM13700
|
VCA_LM13700
|
||||||
*SPICE Netlist generated by Advanced Sim server on 04.12.2025 07:35:49
|
*SPICE Netlist generated by Advanced Sim server on 06.12.2025 16:21:09
|
||||||
.options MixedSimGenerated
|
.options MixedSimGenerated
|
||||||
|
|
||||||
*Schematic Netlist:
|
*Schematic Netlist:
|
||||||
CC1 NetC1_1 NetC1_2 220nF
|
XIC1A NetIC1_16 NetIC1_15 NetIC1_14 NetIC1_13 OUT 0 OUT Uout ExtraNet_XIC1A_9
|
||||||
CC2 Uout NetC2_2 220nF
|
+ ExtraNet_XIC1A_10 VAP ExtraNet_XIC1A_12 ExtraNet_XIC1A_13 ExtraNet_XIC1A_14
|
||||||
II_abc VCM NetI_abc_2 DC 0 PULSE(150u 0 0 4u 1u 5m 10m) AC 1 0
|
+ ExtraNet_XIC1A_15 ExtraNet_XIC1A_16 LM13700-DUAL
|
||||||
II_db VCM NetI_db_2 1mA
|
XIC1C NetIC1_16 NetIC1_15 NetIC1_14 NetIC1_13 OUT 0 OUT Uout ExtraNet_XIC1C_9
|
||||||
XIC1A NetI_abc_2 NetI_db_2 NetIC1_14 NetIC1_13 NetIC1_10 0 NetIC1_10 NetC2_2
|
+ ExtraNet_XIC1C_10 VAP ExtraNet_XIC1C_12 ExtraNet_XIC1C_13 ExtraNet_XIC1C_14
|
||||||
+ ExtraNet_XIC1A_9 ExtraNet_XIC1A_10 Vcc ExtraNet_XIC1A_12 ExtraNet_XIC1A_13
|
+ ExtraNet_XIC1C_15 ExtraNet_XIC1C_16 LM13700-DUAL
|
||||||
+ ExtraNet_XIC1A_14 ExtraNet_XIC1A_15 ExtraNet_XIC1A_16 LM13700-DUAL
|
XIC1E NetIC1_16 NetIC1_15 NetIC1_14 NetIC1_13 OUT 0 OUT Uout ExtraNet_XIC1E_9
|
||||||
XIC1C NetI_abc_2 NetI_db_2 NetIC1_14 NetIC1_13 NetIC1_10 0 NetIC1_10 NetC2_2
|
+ ExtraNet_XIC1E_10 VAP ExtraNet_XIC1E_12 ExtraNet_XIC1E_13 ExtraNet_XIC1E_14
|
||||||
+ ExtraNet_XIC1C_9 ExtraNet_XIC1C_10 Vcc ExtraNet_XIC1C_12 ExtraNet_XIC1C_13
|
+ ExtraNet_XIC1E_15 ExtraNet_XIC1E_16 LM13700-DUAL
|
||||||
+ ExtraNet_XIC1C_14 ExtraNet_XIC1C_15 ExtraNet_XIC1C_16 LM13700-DUAL
|
RR1 NetIC1_14 IN 3k
|
||||||
XIC1E NetI_abc_2 NetI_db_2 NetIC1_14 NetIC1_13 NetIC1_10 0 NetIC1_10 NetC2_2
|
RR2 OUT VCM 27k
|
||||||
+ ExtraNet_XIC1E_9 ExtraNet_XIC1E_10 Vcc ExtraNet_XIC1E_12 ExtraNet_XIC1E_13
|
RR3 Uout 0 5.1k
|
||||||
+ ExtraNet_XIC1E_14 ExtraNet_XIC1E_15 ExtraNet_XIC1E_16 LM13700-DUAL
|
RR4 VCM NetIC1_14 1k
|
||||||
RR1 NetIC1_14 NetC1_2 3k
|
RR5 VCM NetIC1_13 1k
|
||||||
RR2 NetIC1_10 VCM 27k
|
RR_B NetR_B_1 NetR_B_2 100k
|
||||||
RR3 NetC2_2 0 5.1k
|
RR_BASE_GAIN NetIC1_16 NetR_BASE_GAIN_2 10k
|
||||||
RR4 VCM NetIC1_14 470R
|
RR_D VAP NetIC1_15 5k
|
||||||
RR5 VCM NetIC1_13 470R
|
RR_GAINA NetR_BASE_GAIN_2 NetR_BASE_GAIN_2 {100k * {GAIN}}
|
||||||
RRc Uout 0 51k
|
RR_GAINB NetR_BASE_GAIN_2 NetR_GAIN_3 {100k - (100k * {GAIN})}
|
||||||
VUin NetC1_1 VCM DC 0 SIN(0 3V 440Hz 0 0 0) AC 1 0
|
QT VAP NetR_B_1 NetR_GAIN_3 QBC547B
|
||||||
|
VU_VCO_EN NetR_B_2 0 DC 0 PULSE(3.3 0 0 4u 1u 20m 40m) AC 1 0
|
||||||
|
VUin IN VCM DC 0 SIN(0 2V 440Hz 0 0 0) AC 1 0
|
||||||
VUneg VCM 0 +5V
|
VUneg VCM 0 +5V
|
||||||
VUpos Vcc VCM +5V
|
VUpos VAP VCM +5V
|
||||||
|
|
||||||
.PLOT TRAN {v(Uin)} =PLOT(1) =AXIS(1) =NAME(Uin) =UNITS(V)
|
.PLOT TRAN {v(IN)} =PLOT(1) =AXIS(1) =NAME(Uin) =UNITS(V)
|
||||||
.PLOT TRAN {v(Rc)} =PLOT(2) =AXIS(1) =NAME(Uout) =UNITS(V)
|
.PLOT TRAN {v(OUT)} =PLOT(2) =AXIS(1) =NAME(Uout) =UNITS(V)
|
||||||
|
.PLOT TRAN {v(U_VCO_EN)} =PLOT(3) =AXIS(1) =NAME(VCO_EN) =UNITS(V)
|
||||||
|
.PLOT TRAN {ie(T)} =PLOT(4) =AXIS(1) =NAME(I_ABC) =UNITS(A)
|
||||||
|
.PLOT TRAN {ib(T)} =PLOT(5) =AXIS(1) =NAME(I_B) =UNITS(A)
|
||||||
|
.PLOT TRAN {i(R5)} =PLOT(6) =AXIS(1) =NAME(I_5) =UNITS(A)
|
||||||
|
.PLOT TRAN {i(R4)} =PLOT(6) =AXIS(1) =NAME(I_4) =UNITS(A)
|
||||||
|
|
||||||
|
.OPTIONS METHOD=GEAR MAXORD=2
|
||||||
*Selected Circuit Analyses:
|
*Selected Circuit Analyses:
|
||||||
.TRAN 45u 100m 90m 45u
|
.TRAN 45u 100m 20m 45u
|
||||||
.CONTROL
|
.CONTROL
|
||||||
|
SWEEP GAIN 0 1 0.1
|
||||||
.ENDC
|
.ENDC
|
||||||
|
|
||||||
|
*Global Parameters:
|
||||||
|
.PARAM GAIN={0.5}
|
||||||
|
|
||||||
*Models and Subcircuits:
|
*Models and Subcircuits:
|
||||||
* A dual opamp ngspice model
|
* A dual opamp ngspice model
|
||||||
* file name: LM13700-DUAL.ckt
|
* file name: LM13700-DUAL.ckt
|
||||||
@@ -134,4 +146,45 @@ XU1C 1ABin 1DBias 1in+ 1in- 1out vcc- 1Bin 1Bout vcc+ LM13700/NS
|
|||||||
XU1A 2ABin 2DBias 2in+ 2in- 2out vcc- 2Bin 2Bout vcc+ LM13700/NS
|
XU1A 2ABin 2DBias 2in+ 2in- 2out vcc- 2Bin 2Bout vcc+ LM13700/NS
|
||||||
.ends
|
.ends
|
||||||
|
|
||||||
|
*
|
||||||
|
.MODEL QBC547B NPN(
|
||||||
|
+ IS=2.39E-14
|
||||||
|
+ NF=1.008
|
||||||
|
+ ISE=3.545E-15
|
||||||
|
+ NE=1.541
|
||||||
|
+ BF=294.3
|
||||||
|
+ IKF=0.1357
|
||||||
|
+ VAF=63.2
|
||||||
|
+ NR=1.004
|
||||||
|
+ ISC=6.272E-14
|
||||||
|
+ NC=1.243
|
||||||
|
+ BR=7.946
|
||||||
|
+ IKR=0.1144
|
||||||
|
+ VAR=25.9
|
||||||
|
+ RB=1
|
||||||
|
+ IRB=1E-06
|
||||||
|
+ RBM=1
|
||||||
|
+ RE=0.4683
|
||||||
|
+ RC=0.85
|
||||||
|
+ XTB=0
|
||||||
|
+ EG=1.11
|
||||||
|
+ XTI=3
|
||||||
|
+ CJE=1.358E-11
|
||||||
|
+ VJE=0.65
|
||||||
|
+ MJE=0.3279
|
||||||
|
+ TF=4.391E-10
|
||||||
|
+ XTF=120
|
||||||
|
+ VTF=2.643
|
||||||
|
+ ITF=0.7495
|
||||||
|
+ PTF=0
|
||||||
|
+ CJC=3.728E-12
|
||||||
|
+ VJC=0.3997
|
||||||
|
+ MJC=0.2955
|
||||||
|
+ XCJC=0.6193
|
||||||
|
+ TR=1E-32
|
||||||
|
+ CJS=0
|
||||||
|
+ VJS=0.75
|
||||||
|
+ MJS=0.333
|
||||||
|
+ FC=0.9579 )
|
||||||
|
|
||||||
.END
|
.END
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because one or more lines are too long
Binary file not shown.
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user