Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/CV_GEN SCH ECO 01.01.2026 22-05-44.LOG
Erik Tóth f81b36c0f5 PCB ready for order
Chagned some comp from JLCPCB extended to basic for cost savings, manufactueruing cost ~110€, ordering costs ~140€
2026-01-01 23:31:31 +01:00

10 lines
1002 B
Plaintext

Change Component Parameter Comment in C24 Old= New==VALUE
Change Component Parameter Comment in C25 Old= New==VALUE
Change Component Parameter Comment in R13 Old= New==VALUE
Change Component Parameter Comment in R14 Old= New==VALUE
Replace Symbol from C24 C TAJA106K016RNJ in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\CV_GEN.SchDoc with C TAJA106K016RNJ from DA_LIB.IntLib
Replace Symbol from C25 C CL05B104KB54PNC in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\CV_GEN.SchDoc with C CL05B104KB54PNC from DA_LIB.IntLib
Replace Symbol from IC7 IC MCP4728-E_UN in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\CV_GEN.SchDoc with IC MCP4728-E_UN from DA_LIB.IntLib
Replace Symbol from R13 R 0402WGF1002TCE in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\CV_GEN.SchDoc with R 0402WGF1002TCE from DA_LIB.IntLib
Replace Symbol from R14 R 0402WGF1002TCE in C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\CV_GEN.SchDoc with R 0402WGF1002TCE from DA_LIB.IntLib