Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/VCF_A SCH ECO 26.12.2025 22-47-50.LOG
Erik Tóth c661422a10 PCB WIP 2
All routing done, ready for review regarding the schematics, still have to do some silk screens...
2025-12-27 01:02:47 +01:00

6.1 KiB