Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/VCO SCH ECO 25.12.2025 19-28-37.LOG
Erik Tóth 3ec229c965 PCB WIP
mostly done, still have to do some minor additions
2025-12-26 00:42:46 +01:00

66 B