Files
audio-synth/dev/general/MainSys/Project Logs for MainSys/MCU SCH ECO 12.12.2025 20-48-55.LOG
Erik Tóth 8999384170 Further additions general schematics
MCU mostly done; VCO mostly done; PM mostly done; started OS; going to begin VCA; waiting for VCF
2025-12-13 11:36:54 +01:00

22 lines
1.3 KiB
Plaintext

Change Component Designator: Old Designator=C? New Designator=C6
Change Component Designator: Old Designator=C? New Designator=C7
Change Component Designator: Old Designator=C? New Designator=C8
Change Component Designator: Old Designator=C? New Designator=C9
Change Component Designator: Old Designator=C? New Designator=C10
Change Component Designator: Old Designator=C? New Designator=C11
Change Component Designator: Old Designator=C? New Designator=C12
Change Component Designator: Old Designator=C? New Designator=C13
Change Component Designator: Old Designator=C? New Designator=C14
Change Component Designator: Old Designator=C? New Designator=C15
Change Component Designator: Old Designator=C? New Designator=C16
Change Component Designator: Old Designator=IC? New Designator=IC2
Change Component Designator: Old Designator=IC? New Designator=IC3
Change Component Designator: Old Designator=L? New Designator=L1
Change Component Designator: Old Designator=R? New Designator=R1
Change Component Designator: Old Designator=R? New Designator=R2
Change Component Designator: Old Designator=R? New Designator=R3
Change Component Designator: Old Designator=R? New Designator=R4
Change Component Designator: Old Designator=TP? New Designator=TP5
Change Component Designator: Old Designator=TP? New Designator=TP6
Change Component Designator: Old Designator=Y? New Designator=Y1