Files
audio-synth/dev/general/MainSys/Project Outputs for MainSys/MAIN.LDP
Erik Tóth c661422a10 PCB WIP 2
All routing done, ready for review regarding the schematics, still have to do some silk screens...
2025-12-27 01:02:47 +01:00

4 lines
277 B
Plaintext

Layer Pairs Export File for PCB: C:\HTL\5AHEL\DA\github\audio-synth\dev\general\MainSys\MAIN.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=main-roundholes.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=main-slotholes.txt|DrillLayers=gtl,g1,g2,gbl